От: D&R SoC News Alert [SoC-NewsAlert@design-reuse.com]
Отправлено: 1 августа 2005 г. 21:47
Кому: Michael Dolinsky
Тема: D&R SoC News Alert - July 25, 2005
DR SoC News Alert
Design And ReuseDesign And ReuseDesign And Reuse
EETimes Network
July 25, 2005    


WELCOME
Michael,
Welcome to the issue of July 25, 2005 of D&R SoC News Alert, our email update to provide you with the latest news and information in the System-On-Chip Community.

SPONSORED BY: VIRTUAL SILICON

Precise, standard 26-bit Fractional-N CMOS PLL features small 0.04mm2 area and low jitter with glitch-free frequency changes. 44MHz-3GHz output, multiplication, deskew & spread-spectrum. Designed for TSMC's 0.13-micron general purpose and low voltage process and Nexsys 90nm general purpose process.
Challenge our PLL contest: Win an iPod each month or a PLL IP license!

NEW IP/SOC PRODUCTS
PCI Express End Point Controller from Rambus Inc.
PCI Express End Point Core from Ingot Systems, Inc.
5GHz MOS Varactor VCO from Onyx Semiconductor Solutions Corp.
PCI-Express IP Core (Endpoint and Root Complex) from PerfTrends Technologies
10 Bit 30 MSPS Pipeline ADC for CMOS Imaging from Silicon & Software Systems Ltd.
DVB-S2 (A)PSK Demodulator from Commsonic Ltd
16-bit ASIC Processor consuming just 7k gates and featuring a 64 kB address space from Cambridge Consultants Ltd.
BUSINESS OPPORTUNITIES
Wanted IPs :
  • V53A core
    • INDUSTRY ARTICLES
    ESL enables software-driven SoCs
    Networks on Chip - Challenges and Solutions
    SOI eases radiation-hardened ASIC designs
    Integrating Linear Power Regulation On-Chip
    Getting the most from multiprocessor SoC design
    A Real-Time Image Processing with a Compact FPGA-Based Architecture
    COMMENTARY/ANALYSIS
    How to protect IP in offshoring craze
    ARCHITECTURES: Handset integration strategies vary
    Are ESL and DFM false hopes?
    ARM resists calls to represent third-party IP
    IN THE NEWS
    IP/SOC PRODUCTS
    Tallika announces immediate availability of High Speed Security Cores
    Lattice Releases Open IP Core Soft Microcontroller
    Mentor Graphics Receives Industry Certification of ULPI Support for USB On-The-Go IP Core
    Virage Logic Extends Lead With 65nm Semiconductor IP
    TransDimension Achieves ULPI Controller IP Certification at Industry's First High-Speed OTG Compliance Workshop
    Silicon Interfaces Announces USB On-The-Go (OTG) Intellectual Property
    Shanghai Hua Hong NEC Electronics Co. Ltd (HHNEC) develops three series PLL IPs
    Falanx Microsystems Announces Video-Optimized IP Cores for Handheld Semiconductor Design
    Onyx Announces RF and Power Management IP Blocks in Jazz Semiconductor RFCMOS Process
    DEALS
    Philips Licenses MIPS TechnologiesMIPS32 4KEc Core
    Altek International to Use ARC's Configurable CPU in Digital Still Camera Chips
    NextIO Selects Denali PureSpec for PCI Express Design Verification
    Freescale Selects Virage Logic's IPrima Mobile(TM) Ultra-Low-Power Memories and STAR Memory System(TM) for 65nm Chips Targeting Cell Phone Market
    Actions Semiconductor Licenses MIPS32 Cores for Portable Multimedia Applications
    STMicroelectronics licenses ARM's Sandcat core
    Aware Announces Adoption of Its StratiPHY-Bonded ADSL2+ Technology
    Samsung and Staktek Sign Expanded IP License Agreement
    Renesas Technology Selects ARM Processors For 3G Mobile Phone and Consumer Devices
    Alacritech, Microsoft and Broadcom Announce Cross-Licensing Agreements to Advance Scalable Networking Technologies
    BUSINESS
    Accent, ARM and Cadence Collaborate To Improve Low-Power Design
    Xilinx To Establish New High Level Research Labs In Ireland
    FINANCIAL RESULTS
    Virage Logic Reports Third-Quarter Fiscal 2005 Results
    Xilinx Revenues Increase 4% Sequentially; Strong New Product Growth
    CEVA Inc. Reports Second Quarter 2005 Financial Results
    ARM Holdings Plc - Results For The Second Quarter and Six Months Ended 30 June 2005
    LEGAL
    Godson similar to MIPS, could raise issues, says In-Stat
    IP theft comes under scrutiny
    EMBEDDED SYSTEMS
    ARC International and Express Logic Team to Bring ThreadX RTOS to ARC(TM) 700 Family of Configurable Processors
    RTJ Computing and LSI Logic Collaborate to Offer Java Support for ZSP Cores
    Accelerated Technology's Nucleus EDGE Embedded Development Environment Supports MIPS Architecture
    FOUNDRIES
    Tower Semiconductor Signs Definitive Agreement for Up to $60 Million in Funding
    New 300-mm fab positions Chartered for future growth
    Chartered ships 300-mm wafers, posts another loss
    UMC and Virage Logic Collaborate to Enable Optimal IP Development for UMC's 65nm Process Technology
    FABLESS / IDM
    AMI Semiconductor Opens Offshore Center in India for Worldwide Design Support
    Taiwan looks to chip design as growth engine, says report
    OTHER
    Designers' data converter sophistication grows

    NEW ON D&R WEB SITE

    DSP on FPGA Corner :
    This DSP Hot Corner explores if technology-optimized DSP IP or technology-independent IP generated/optimized by DSP Synthesis can meet the design requirements when mapped onto an FPGA.
    In Cooperation with Synplicity


    D&R Silicon IP / SoC Catalog :
    The world's largest directory of Silicon IP (Intellectual Property), SoC Configurable Design Platforms and SOPC Products from 200 vendors

    D&R IP Packaging, IP Reuse and Delivery Station :
    D&R provides to the market the best intranet IP packaging and IP transfer solution compatible with any DDM and IP repository you have in house



    Search for Silicon IP

    Search for Verification IP

    Search for Software IP

    Find an Expert

    Industry Articles

    Latest News

    Tool Demos

    Free IP Cores


    DESIGN AND REUSE S.A.

    Corporate Headquarters:
    12 rue Ampere
    BP 267
    38 016 Grenoble Cedex 1
    FRANCE
    Tel: +33 476 21 31 02
    Fax: +33 476 49 00 52

    US office:
    5600 Mowry School Road
    Suite 180
    Newark, CA 94560
    USA
    Tel: +1 510 656 1445
    Fax: +1 510 656 0995


    REGISTER:
    If this newsletter was forwarded to you by a colleague, you can have it sent directly to you at no cost. To register for D&R SoC News Alert, go to: http://www.us.design-reuse.com/users/signup.php

    UPDATE YOUR PROFILE / UNSUBSCRIBE :
    You are subscribed as dolinsky@gsu.by and you receive this Alert once a week in html format.

    * If you wish to unsubscribe, you can do it there: http://www.us.design-reuse.com/users/alert.php?u=32546&e=dolinsky@gsu.by

    * If you need to change the e-mail address at which you receive this newsletter, you can do it there

    * If you need to update your user profile for receiving this letter on another time basis or in another format, you can do it there:
    http://www.us.design-reuse.com/users/alert.php?u=32546&e=dolinsky@gsu.by

    The SoC News Alert can be delivered :
    - Twice a week, once a week or once a month
    - In html or text format

    COMMENTS / SUGGESTIONS / QUESTIONS:
    Anything about the contents of this alert can be directed to : support@design-reuse.com

    PASS IT ON. . .
    Feel free to forward this newsletter to your colleagues.